A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
一种自适应补偿的宽输入LDO设计
未知
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
全数字锁相环建模及分析代码-2014
Voltus IC Power Integrity Solution User Guide
Inc. Cadence Design Sys tems
模拟集成电路设计精粹英文版
微波工程
David M. Pozar
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd
12bit pipeline ADC design
全单片集成的多模CMOS正交频率综[..]
一种大电流LDO稳压器的设计
Analog Behavioral Modeling with the Verilog-A Language
CN101140511B-硅谷数模[..] carry binary adder
教材：李庆扬数值分析-第五版
93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇 编著] 2015年版
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.