Virtuoso Spectre Circuit Simulator RF Analysis Theory
Cadence Design Systems, Inc.
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
CN102393785B-砂力杰-[..]
未知
模拟集成电路设计 以LDO为例
Gabriel
Classical Feedback Control with Nonlinear Multi-Loop Systems: ...
Boris J. Lurie & Paul J. Enright
软件无线电原理与应用 [楼才义，徐建良，杨小牛 编著] 2014年版
Microsoft Word - translator_prefac[..]
Zhiping Yu
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
一种基于广义时间和传递常数的快速分析法 郑立博
CNKI
An Introduction to Scientific Computing with MATLAB® and Python ...
Sheng Xu
FSM-based Digital Design using Verilog HDL (Peter Minns, Ian ...
天线理论与设计 第2版
W.L) 斯塔兹曼(Stutzman (作者) & 蒂尔 (Thiele.G.A) (作者) & 朱守正 (译者)
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
适宜于系统集成的高速高精度模数转换[..]
VerilogA系统设计与仿真（可[..]
Microwave and RF Design, Volume 5 Amplifiers and Oscillators ...
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
UNIX网络编程 卷1 套接字联网API
（美）W.RichardStevens著
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.