Design of an Active Harmonic Rejection N-Path Filter for Highly ...
Caleb Mosby Munsill
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
未知
Next-Generation ADCs, High-Performance Power Management, and ...
Session 5
New developments in IC voltage regulators
R.J. Widlar
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
Using ADS to simulate Noise Figure using a large-signal transistor ...
Steve Long
低压、低功耗、高精度的逐次逼近型
ycp
CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRi[..] 著] 2014年版
EE145C UCSB RFCMOS Communication Circuits and Systems g
AMBA 3 APB Protocol Specification
ARM Limited
基于FPGA的嵌入式图像处理系统设计 原魁[译]
Oscillator phase noise: a tutorial
T.H. Lee;A. Hajimiri
14984226455248291[..]
Razavi Analog CMOS
SSReader Print.
kxy
Verilog数字系统设计教程
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.