Flipping the CMOS Switch
Xue Jun Li & Yue Ping Zhang
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
S_Para_E.PM6
Dz@PMAN-PC2
Verilog HDL Design Examples
Joseph Cavanagh
微带电路——清华
未知
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
ESD Analog Circuits and Design
0-306-47052-7_Boo[..]
Introductory Circuit Analysis Thirteenth Edition Global Edition
Robert L. Boylestad
Network Analysis and Feedback Amplifier Design 12th ed - H. ...
John
Tradeoffs and Optimization in Analog CMOS Design
David M. Binkley
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
ISSCC2021 Session 28
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
现代控制系统 第八版
linhai
Session 8
SystemVerilog验证 测试平台编写指南
Kluwer - The Designer's Guide to Spice and Spectre.tif
kenneth
IEEE Standard for Ethernet