理工书库 lilin | Category: discontinuous conduction mode (DCM)

Discover (Random Books)

Three Stages CMOS OpAmp

Three Stages CMOS OpAmp

一种快速瞬态响应双环路LDO稳压器的设计

一种快速瞬态响应双环路LDO稳压器的设计

CMOS模拟集成电路设计与仿真实例-基于Cadence ADE 陈成颖

CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖

NumericalAnalysisWithPython

NumericalAnalysis[..]

AMBA总线规范_V2.0

AMBA总线规范_V2.0

模拟集成电路设计与仿真

模拟集成电路设计与仿真

Cadence SKILL Lan guage Reference

Cadence SKILL Lan guage Reference

Inc. Cadence Design Sys tems

The Method of Moments in Electromagnetics

The Method of Moments in Electromagnetics

Walton C. Gibson

CMOS模拟IP线性集成电路

CMOS模拟IP线性集成电路

A fast-settling CMOS op amp for SC circuits with 90-dB DC gain

A fast-settling CMOS op amp for SC circuits with 90-dB DC gain

K. Bult;G.J.G.M. Geelen

Design considerations of recent advanced low-voltage low-temperature-coefficient CMOS bandgap voltage reference - Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004

Design considerations of recent advanced low-voltage low-temperature-c[..] ...

CMOS低压差线性稳压器 [王忆，何乐年著] 2012年

CMOS低压差线性稳压器 [王忆，何乐年著] 2012年

Presentation

Presentation

ISF_TUTORIAL

ISF_TUTORIAL

2019 Book Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission

2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...

High-Frequency Integrated Circuits

High-Frequency Integrated Circuits

Voinigescu, Sorin

ISSCC2021-SC3-Clocking, Clock Distribution, and Clock Management in WirelineWireless Subsystems

ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...

Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input Stages

Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...

Category: discontinuous conduction mode (DCM)

A 470-nA Quiescent Current and 92.7%/94.7% Efficiency DCT/PWM Control Buck Converter With Seamless Mode Selection for IoT Application

A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...