Cadence PVS Developers Guide
Inc. Cadence Design Sys tems
Verilog数字VLSI设计教程
【作 者】李林编著
jssc.2005.Replica Compensated Linear Regulators for PLLs
未知
Computing the continuous discretely. Integer-point enumeration ...
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong
精通开关电源设计（第2版）
Advanced Electromagnetic Computation
Dikshitulu K. Kalluri
bingdian001.com
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Virtuoso Parameterized Cell Reference
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
基于CMOS工艺的全芯片ESD保护[..]
Spectre Circuit Simulator Reference
Spice Modeling and Simulation of a MPPT Algorithm
A simple three-terminal IC bandgap reference
A.P. Brokaw
Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...
Bo Zhou & Yao Li & Fuyuan Zhao
一种适用于DDR内存驱动的LDO芯片设计
Digital Logic and Computer Design
M. MORRIS MANO
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky