理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

模拟CMOS集成电路设计答案(拉扎维)

模拟CMOS集成电路设计答案(拉扎维)

用于OFDM+UWB系统中的中频滤波器和可变增益放大器的研究设计

用于OFDM+UWB系统中的中频滤[..]

Topic 8 Circuit Envelope

Topic 8 Circuit Envelope

Rashaunda Henderson

Session 20: High-Performance VCOs

Session 20: High-Performance VCOs

CMOS模拟IP线性集成电路 (1)

CMOS模拟IP线性集成电路 (1)

自动控制原理与设计（第6版） (富兰克林、鲍威尔。李中华译) (Z-Library)

自动控制原理与设计（第6版） (富兰克林、鲍威尔。李中华译) (Z-Library)

Questa Verification IP Data Book

Questa Verification IP Data Book

Mentor Graphics Corporation

LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References Cited DETECTING METHOD

LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...

High-Frequency Integrated Circuits

High-Frequency Integrated Circuits

Voinigescu, Sorin

高速数字电路设计中信号完整性分析与研究

高速数字电路设计中信号完整性分析与研究

Control Systems Engineering

Control Systems Engineering

Phase Locked Loops for Wireless Communications

Phase Locked Loops for Wireless Communications

模拟CMOS集成电路第二版拉扎维 by 拉扎维 (z-lib.org)

模拟CMOS集成电路第二版拉扎维 by 拉扎维 (z-lib.org)

硕士论文-宽带匹配网络的实频法研究

硕士论文-宽带匹配网络的实频法研究

A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% From40C to 125C

A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...

Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa

Abraham uta GPIO ESD

Abraham uta GPIO ESD

Design of Chopper-Stabilized Amplifiers With Reduced Offset for Sensor Applications

Design of Chopper-Stabilized Amplifiers With Reduced Offset ...

二级运放设计

二级运放设计

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...