理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)

离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)

A Low Power Two Stages CMOS OpAmp

A Low Power Two Stages CMOS OpAmp

RF Matching Workshop

RF Matching Workshop

XU,YUE (K-China,ex1)

Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology

Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...

Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed

普通高等教育“十一五”国家级规划教材现代控制理论（第三版）

普通高等教育“十一五”国家级规划教材现代控制理论（第三版）

刘豹唐万生主编

SPI Block Guide V4

SPI Block Guide V4

Freescale Semiconductor, Inc.

Analog Design Essentials

Analog Design Essentials

Session 5

Session 5

CN103036558B-SMIC2015-扩展线性范围的v2i

CN103036558B-SMIC[..]

A precise on-chip voltage generator for a gigascale dram with a negative word-line scheme - Solid-State Circuits, IEEE Journal of

A precise on-chip voltage generator for a gigascale dram with ...

信号分析与处理_MATLAB语言及应用

信号分析与处理_MATLAB语言及应用

http://www.pris.edu.cn

二级密勒补偿运算放大器

二级密勒补偿运算放大器

(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd

(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd

Harmonic balance finite element method applications in nonlinear electromagnetics and power systems (Lu, Junwei Yamada, Sotoshi Zhao, Xiaojun) (z-lib.org)

Harmonic balance finite element method applications in nonlinear ...

分类号密级

分类号密级

Method of Moments for 2D Scattering Problems

Method of Moments for 2D Scattering Problems

Christophe Bourlier

TheDesigner’sGuidetoSpiceandSpectre

TheDesigner’sGuid[..]

ADS射频电路设计与仿真从入门到精通

ADS射频电路设计与仿真从入门到精通

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...