理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

全单片集成的多模CMOS正交频率综合器的研究

全单片集成的多模CMOS正交频率综[..]

Perl实例精解(原书第4版)

Perl实例精解(原书第4版)

抗浪涌静电器件防护机理与片上集成实验研究

抗浪涌静电器件防护机理与片上集成实验研究

RF Circuit Design

RF Circuit Design

Bowick, Christopher;Blyler, John;Ajluni, Cheryl

概率论与数理统计 (同济大学数学系) (Z-Library)

概率论与数理统计 (同济大学数学系) (Z-Library)

Leblebici D. Fundamentals of High-FrequencyAnalog IC 2ed 2021

Leblebici D. Fundamentals of High-FrequencyAnalog IC 2ed 2021

2002 Book On-ChipESDProtectionForIntegra

2002 Book On-ChipESDProtect[..]

基于斩波技术的CMOS运算放大器失调电压的消除设计

基于斩波技术的CMOS运算放大器失[..]

一种基于LDO稳压器的带隙基准电压源设计

一种基于LDO稳压器的带隙基准电压源设计

多采样率系统：采样率转换和数字滤波器组

多采样率系统：采样率转换和数字滤波器组

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application Considerations

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...

微波工程

微波工程

CN106656160A-上海集成电路研发中心2017-优化占空比的高速电平转换电路

CN106656160A-上海集成[..]

ADS射频电路设计与仿真入门及应用实例

ADS射频电路设计与仿真入门及应用实例

A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol 10Gb/s SerDes

A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...

Chethan Rao & Shaishav Desai & Alvin Wang

CIRCUIT SIMULATION METHODS and ALGORITHMS

CIRCUIT SIMULATION METHODS and ALGORITHMS

PrimeSim� CCK Reference Manual

PrimeSim� CCK Reference Manual

Session 15: Compute-in-Memory Processors for Deep Neural Networks

Session 15: Compute-in-Memory Processors for Deep Neural Networks

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...