射频系统内低中频滤波器的设计和研究
未知
Next-Generation ADCs, High-Performance Power Management, and ...
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
现代控制理论 （第三版）
刘豹 唐万生主编
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
CMOS带隙基准源研究与设计
dwd
CMOS集成电路版图+概念、方法与[..]
微波工程（第四版） (David M.Pozar) (Z-Library)
Simulating Switched-Capacitor Filters with SpectreRF
Ken Kundert
CMOS带隙基准源研究
zwtang
Digital Control
StarRC User Guide and Command Reference
Synopsys, Inc.
ISSCC 2019 Digest of Technical Papers
Static Timing Analysis final
Jespers-The gm ID Methodology, a sizing tool
Power supply rejection ratio in operational transconductance ...
IEEE
eetop.cn TN07CLDR001 1 3
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
The Art of Analog Layout, Second Edition
Alan Hastings