A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
fluids-04-00159-v2
未知
5.0Gbps高速串行USB3.0[..]
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学)
二级米勒补偿运算放大器设计教程
Ray
基于CMOS工艺的负压低压差线性稳[..]
Session 29V
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
NONE
TOM
Dynamic offset compensated CMOS amplifiers-Huijsing
StarRC User Guide and Command Reference
Synopsys, Inc.
一种基于LDO线性稳压器的放大器设计
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
esd-circuits-and-[..]
CN106357266B-华为20[..]
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
K. Bult;G.J.G.M. Geelen
集成电路原理与设计 教材
CMOS模拟集成电路设计与仿真实例[..] ADE
CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...
R. Jacob Baker