理工书库 lilin | Category: Wiley-IEEE Press

Discover (Random Books)

Tempus User Guide

Tempus User Guide

Inc. Cadence Design Sys tems

Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range

Design techniques for cascoded CMOS op amps with improved PSRR ...

D.B. Ribner & M.A. Copeland

模拟电路版图的艺术

模拟电路版图的艺术

Instruction for Camera-Ready Paper

Instruction for Camera-Ready Paper

[集成电路掩膜板设计].IC.Mask.Design

[集成电路掩膜板设计].IC.Ma[..]

数字VLSI芯片设计使用Cadence和Synopsys CAD工具

数字VLSI芯片设计使用Cadence和Synopsys CAD工具

艾瑞克·布鲁范德著

Verilog数字系统设计教程

Verilog数字系统设计教程

模拟CMOS集成电路第二版拉扎维 by 拉扎维 (z-lib.org)

模拟CMOS集成电路第二版拉扎维 by 拉扎维 (z-lib.org)

模拟电路与数字电路

模拟电路与数字电路

半导体器件物理与工艺电子版第二版(cut)

半导体器件物理与工艺电子版第二版(cut)

ISSCC2021 Session 27

ISSCC2021 Session 27

Avalon® Interface Specifications

Avalon® Interface Specifications

Intel Corporation

CMOS集成电路版图+概念、方法与工具（带书签）

CMOS集成电路版图+概念、方法与[..]

PLL Perfomance, Simulation, and Design

PLL Perfomance, Simulation, and Design

OPAMP设计-tangzhangwen

OPAMP设计-tangzhangwen

gmId方法原理

gmId方法原理

16位高速CMOS流水线模数转换器关键技术研究 (1)

16位高速CMOS流水线模数转换器[..] (1)

A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm CMOS

A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...

Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly

Category: Wiley-IEEE Press

CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE Press Series on Microelectronic Systems)

CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...