锁相环相位噪声与环路带宽的关系分析
未知
高速低功耗逐次逼近式ADC研究与实现
离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)
Quantus Techgen Reference Manual
研究生系列教材 数字信号处理：时域离散随机信号处理 11761429
低电压、低功耗助听器电路系统芯片研究
基于全反馈的高稳定性LDO线性稳压器
ISSCC2021 Session 15
射频集成电路中模拟基带滤波器的设计和实现 石欢
A Low Power Two Stages CMOS OpAmp
ISF_TUTORIAL
YIZHE HU
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
Dracula Reference
Inc. Cadence Design Sys tems
FPGA数字信号处理设计教程：Sy[..] Generator入门与提高 11938681
艾伦教材答案
CMOS模拟集成电路设计与仿真实例 基于Hspice
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
Design and Simulation of LNA using Advanced Design Systems (ADS)
USER
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
IEEE Std 802.11b-1999
IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition ...
An improved bandgap reference with high power supply rejection ...
Instruction for Camera-Ready Paper
Guo-Ping Ru
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
Intel® Quartus® Prime Standard Edition User Guide Platform Designer
Internal and external op-amp compensation: a control-centric ...
Introduction to advance node feathers
88691
Introduction to AMBA Bus System
吳欣龍
Introduction to Linear Algebra by Gilbert Strang (z-lib.org)
Introduction to RF Power Amplifier Design and Simulation (Abdullah ...
Introduction to RF Simulation and its Application
Ken Kundert
introduction.ppt
kdjwang
Introductory Circuit Analysis Thirteenth Edition Global Edition
Robert L. Boylestad
IP3 and Intermodulation Guide | Maxim Integrated
ISM-PLL
ISSC2021 SESSION 2
ISSCC 2019 Digest of Technical Papers
ISSCC2017-24 Visuals(2)
ISSCC2020-01 Digest
ISSCC2020-01 Visuals
Steve Bonney
ISSCC2021 Session 17
ISSCC2021 Session 21
ISSCC2021 Session 23
ISSCC2021 Session 27
ISSCC2021 Session 28
ISSCC2021 Session 29
ISSCC2021-1 3
ISSCC2021-SC1
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
ISSCC2021-SC2
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
ISSCC2021-SC3
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
ISSCC2021-SC4
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
ISSCC2021-T1-Fund[..] of RF and Mm-Wave Power Amplifier Designs
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
ISSCC2021-T11-Ult[..] Power Wireless Receiver Design
ISSCC2021-T12-com[..]
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
ISSCC2021-T3-Silicon Photonics – from Basics to ASICs
ISSCC2021-T4-Meas[..] and Evaluating the Security Level of ...
ISSCC2021-T5-Cali[..] Techniques in ADCs
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...
ISSCC2021-T9-Desi[..] Amplifiers for Stability
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
Jespers-The gm ID Methodology, a sizing tool
jrproc.1950.Bothw[..] F.E.-Nyquist Diagrams and the Routh-Hurwitz ...
js.2010.PFD biased with shunt regulator
JSSC 202212
jssc.2005.Replica Compensated Linear Regulators for PLLs
Julia中文文档