Quantus Substrate Tech nology Characterization Manual
Inc. Cadence Design Sys tems
Gray Hurst Analysis and Design of Analog Integra
未知
一种快速瞬态响应的无片外电容LDO的设计
开关电容电路 从入门到精通
Numerical Methods for Ordinary Differential Equations by J. ...
Microsoft Word - Frequency Response.doc
rayork
A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...
M.H. Perrott & M.D. Trott & C.G. Sodini
高效率峰值电流模BOOST型DC-[..]
jlxu
Electromagnetic Waves, Materials, and Computation with MATLAB ...
Switching Power Supplies A to Z
Sanjaya_Maniktala
Advanced Techniques in RF Power Amplifier Design (Ripped by ...
Analysis and Design of Transimpedance Amplifiers for Optical ...
4<8=8AB@0B>@
Artificial Intelligence: A Modern Approach, Global Edition, ...
Stuart Russell / Peter Norvig
Session 10
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
Advanced Analog Building Blocks
Shen
CMOS模拟IP线性集成电路 (1)
拉扎维《CMOS集成电路设计》答案手写版
e采样与adc
Abidi-Pan, Hui.University of California, Los Angeles
SAR ADC-MIT
SAR A/D转换器中电容失配问题的分析
通信标准对数据转换器的要求V1.0
高性能流水线模数转换器及其数字校准[..] 贾华宇
12bit pipeline ADC design
应用于流水线ADC的比较器的设计与研究
适宜于系统集成的高速高精度模数转换[..]
高速模数转换器动态参数的定义和测试
1.5Bit 级pipelined+ADC典型单[..]
12位50Msps流水线A D转换器的研究与设计
AD9635 cn
16位高速CMOS流水线模数转换器[..] (1)
基于功耗优化的Pipelined+[..] (1)
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
模拟集成电路信号完整性中抖动与振铃[..]
一种自参考结构的高速高精度片上时钟[..]
CN105763219A-2016[..]
ISSCC2021-SC3
ISSCC2021-SC1
ISSCC2021-SC2
ISSCC2021-SC4
CN103036558B-SMIC[..]
js.2010.PFD biased with shunt regulator
CN106357266B-华为20[..]
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
MSSC.2016.B. Razavi-TSPC Logic
PLL WITH LOW SPURS
PHASE ERROR CANCELLATION
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
全单片集成的多模CMOS正交频率综[..]
基于延迟锁相环的时钟发生器设计
锁相环相位噪声与环路带宽的关系分析
14984226455248291[..]
PLL频率合成器的杂散性能分析
Wiener-Khinchin theorem
2004Beek
锁相环型频率综合器中的高速分频器 袁泉
thesis.dvi
系统芯片中的全数字锁相环设计
2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...
Frontmatter
基于 DLL倍频技术的 1GHz本地振荡器设计 英文 李金城
14990665645773625[..]
DELAY LOCKLOOP CIRCUIT
DUTY CYCLE CORRECTION CIRCUITRY
ISM-PLL
tcsii.2005.A new modeling and optimization of gain-boosted cascode ...
工作在亚阈值区CMOS OTA的研究
反馈运算放大器电路的噪声分析和设计
US6380806B1-Diffe[..] telescopic operational amplifier having ...
Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...
一款轨到轨输入 输出运算放大器的设计与研究 辛国松
93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
一种适用于微传感器读出电路的低噪声[..] (1)
te.2005.杨氏零点再发现
Single miller capacitor frequency compensation technique for ...
Matching Analysis and the Design of Low Offset Amplifiers
一种适用于微传感器读出电路的低噪声[..]