Cadence高速电路板设计
未知
射频集成电路中模拟基带滤波器的设计和实现 石欢
Microsoft Word - PREAMBLE.DOC
Administrator
FPGA数字信号处理设计教程：Sy[..] Generator入门与提高 11938681
CMOS模拟集成电路
王永生
Cadence SKILL Lan guage Reference
Inc. Cadence Design Sys tems
Analysis and Design of Transimpedance Amplifiers for Optical ...
4<8=8AB@0B>@
Elementary Differential Equations and Boundary Value Problems
William E. Boyce & Richard C. Diprima & Douglas B. Meade
MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...
Walt Kester
USB 2.0
hevryjiang
Session 12: Innovations in Low-Power and Secure IoT
ELKHOLY-DISSERTAT[..]
系统芯片中的全数字锁相环设计
射频集成电路与系统
李智群 王志功 编著
CN104601160B-灿芯半导[..]
New Trends in Computational Electromagnetics (Özgür Ergül, Ozgur ...
AMBA 3 APB Protocol Specification
ARM Limited
Analytical Phase-Noise Modeling and Charge Pump Optimization ...
Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt
2010_FrontMatter_[..]
Steve Bonney
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar
asicon.2009.53514[..] Power Supply Rejection
一种具有温度补偿 高电源抑制比的带隙基准源 何捷
一种新型CMOS误差放大电路的设计 来新泉
一种高性能CMOS带隙电压基准源设计 朱樟明
简并点优化的高性能带隙基准电路
工作于亚阈值区的偏置基准电路-峰值电流镜
基于全反馈的高稳定性LDO线性稳压器
高精度带隙基准电压源的研究与设计
iData
电源芯片中CMOS带隙基准源与微调[..] (1)
Power Management Techniques for Integrated Circuit Design
Ke-Horng Chen
Low-Cost Low-Power 2.4 GHz RF Transceiver datasheet (Rev. C)
Texas Instruments, Incorporated [SWRS040,C
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
Sigma-Delta Converters. Practical Design Guide (José M. de la ...
Microsoft PowerPoint - Loop Stability Analysis_V2
vishalsaxena
RC OSCILLATOR WITH ADDITIONAL NVERTER IN SERIES WITH CAPACTOR
CN201887731U-可修调的[..] 振荡电路
CRYSTAL OSCILLATOR WITH PEAK DETECTOR AMPLITUDE CONTROL
MCU芯片的复位电路与多模式时钟系统设计
周小军
HIGH QUALITY PARALLEL RESONANCE OSCILLATOR
逐达逼近型模数转换器的低功耗与高速[..]
Next-Generation ADCs, High-Performance Power Management, and ...
高精度sigma-delta ADC设计研究与实现
一种具有采样保持功能的开关电容积分器 宋文清
CNKI
mssc.2015.The StrongARM Latch
基于Latch的CMOS动态比较器的研究
高速低功耗SAR ADC的关键技术研究与系统设计
HKF
mssc.2015.Razavi-The StrongARM Latch
TrnoiseAN.fm
mtian
Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...
低压、低功耗、高精度的逐次逼近型
ycp
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
Advanced data converters G Manganaro
e采样与adc
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
Abidi-Pan, Hui.University of California, Los Angeles
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
SAR ADC-MIT
SAR A／D转换器中电容失配问题的分析
RF Sampling for Multi-band Radios
Texas Instruments, Incorporated [SBAA328,*]
通信标准对数据转换器的要求V1.0
CMOS Sigma-Delta Converters Practical Design Guide
高性能流水线模数转换器及其数字校准[..] 贾华宇
12bit pipeline ADC design
应用于流水线ADC的比较器的设计与研究
适宜于系统集成的高速高精度模数转换[..]
高速模数转换器动态参数的定义和测试
比较器失调的仿真方法
jason
1.5Bit 级pipelined+ADC典型单[..]
Aperture Uncertainty and ADC System Performance Application ...
Analog Devices, Inc.
12位50Msps流水线A D转换器的研究与设计
AD9635 cn
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
16位高速CMOS流水线模数转换器[..] (1)
基于功耗优化的Pipelined+[..] (1)
适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza