深入理解linux内核(第三版)
未知
一种高性能CMOS带隙电压基准源设计 朱樟明
低电压CMOS分数分频锁相环频率综合器 关键技术研究
LU HUNG
高精度带隙基准电压源的研究与设计
iData
Perl实例精解(原书第4版)
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
电源芯片中CMOS带隙基准源与微调[..] (1)
基于LDO新型过流保护电路设计
Simulating Switched-Capacitor Filters with SpectreRF
Ken Kundert
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Radio Frequency System Architecture and Design
IP3 and Intermodulation Guide | Maxim Integrated
CMOS模拟集成电路设计布局仿真-[..]
多采样率系统：采样率转换和数字滤波器组
Analog Design Essentials
sansen
a-new-semiconduct[..]
一个全差分运放电路的设计
Administrator
ADS应用详解：射频电路设计与仿真
陈艳华，李朝晖，夏玮编著
2010_FrontMatter_[..]
Steve Bonney
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar
asicon.2009.53514[..] Power Supply Rejection
一种具有温度补偿 高电源抑制比的带隙基准源 何捷
一种新型CMOS误差放大电路的设计 来新泉
简并点优化的高性能带隙基准电路
工作于亚阈值区的偏置基准电路-峰值电流镜
基于全反馈的高稳定性LDO线性稳压器
Power Management Techniques for Integrated Circuit Design
Ke-Horng Chen
Low-Cost Low-Power 2.4 GHz RF Transceiver datasheet (Rev. C)
Texas Instruments, Incorporated [SWRS040,C
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
Sigma-Delta Converters. Practical Design Guide (José M. de la ...
Microsoft PowerPoint - Loop Stability Analysis_V2
vishalsaxena
RC OSCILLATOR WITH ADDITIONAL NVERTER IN SERIES WITH CAPACTOR
CN201887731U-可修调的[..] 振荡电路
CRYSTAL OSCILLATOR WITH PEAK DETECTOR AMPLITUDE CONTROL
MCU芯片的复位电路与多模式时钟系统设计
周小军
HIGH QUALITY PARALLEL RESONANCE OSCILLATOR
逐达逼近型模数转换器的低功耗与高速[..]
Next-Generation ADCs, High-Performance Power Management, and ...
高精度sigma-delta ADC设计研究与实现
一种具有采样保持功能的开关电容积分器 宋文清
CNKI
mssc.2015.The StrongARM Latch
基于Latch的CMOS动态比较器的研究
高速低功耗SAR ADC的关键技术研究与系统设计
HKF
mssc.2015.Razavi-The StrongARM Latch
TrnoiseAN.fm
mtian
Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...
低压、低功耗、高精度的逐次逼近型
ycp
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
Advanced data converters G Manganaro
e采样与adc
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
Abidi-Pan, Hui.University of California, Los Angeles
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
SAR ADC-MIT
SAR A／D转换器中电容失配问题的分析
RF Sampling for Multi-band Radios
Texas Instruments, Incorporated [SBAA328,*]
通信标准对数据转换器的要求V1.0
CMOS Sigma-Delta Converters Practical Design Guide
4<8=8AB@0B>@
高性能流水线模数转换器及其数字校准[..] 贾华宇
12bit pipeline ADC design
应用于流水线ADC的比较器的设计与研究
适宜于系统集成的高速高精度模数转换[..]
高速模数转换器动态参数的定义和测试
比较器失调的仿真方法
jason
1.5Bit 级pipelined+ADC典型单[..]
MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...
Walt Kester
Aperture Uncertainty and ADC System Performance Application ...
Analog Devices, Inc.
12位50Msps流水线A D转换器的研究与设计
AD9635 cn
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
16位高速CMOS流水线模数转换器[..] (1)
基于功耗优化的Pipelined+[..] (1)
适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza