理工书库 lilin | Books

Discover (Random Books)

Introduction to AMBA Bus System

Introduction to AMBA Bus System

Session 19

Session 19

Three Stages CMOS OpAmp

Three Stages CMOS OpAmp

NumericalAnalysisWithPython

NumericalAnalysis[..]

An Engineer's Guide to Automated Testing of High-Speed Interfaces

An Engineer's Guide to Automated Testing of High-Speed Interfaces

Hubert Werkmann Jose Moreira

Numerical Analysis

Numerical Analysis

Richard L. Burden

Perl语言入门第六版

Perl语言入门第六版

半导体器件物理与工艺电子版第二版(cut)

半导体器件物理与工艺电子版第二版(cut)

UVM实战（卷Ⅰ)

UVM实战（卷Ⅰ)

Julia中文文档

Julia中文文档

ADC-based Receivers for Wireline Communication

ADC-based Receivers for Wireline Communication

LDO模拟集成电路设计

LDO模拟集成电路设计

ISSCC2021-T12-compressed

ISSCC2021-T12-com[..]

(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd

(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

Analog Design Essentials

Analog Design Essentials

ISSCC2021-SC2

ISSCC2021-SC2

COMS集成锁相环电路设计张刚

COMS集成锁相环电路设计张刚

Books

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

模拟集成电路信号完整性中抖动与振铃问题的研究

模拟集成电路信号完整性中抖动与振铃[..]

USB 3.0中五分频电路设计

USB 3.0中五分频电路设计

一种自参考结构的高速高精度片上时钟抖动测量系统

一种自参考结构的高速高精度片上时钟[..]

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation in the Future with Digital Signal Processing for Mitigating Spur and Interference

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...

Cheng-Ru Ho & Mike Shuo-Wei Chen

Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller Area But With Constant Performance

Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...

Shih-An Yu & Peter R. Kinget

CN105763219A-2016-一种占空比为25%的分频器

CN105763219A-2016[..]

ISSCC2021-SC3

ISSCC2021-SC3

ISSCC2021-SC1

ISSCC2021-SC1

ISSCC2021-SC2

ISSCC2021-SC2

ISSCC2021-SC4

ISSCC2021-SC4

CN103036558B-SMIC2015-扩展线性范围的v2i

CN103036558B-SMIC[..]

基于自偏置技术的锁相环设计刘克赛2019

基于自偏置技术的锁相环设计刘克赛2019

The Problem of PLL Power Consumption

The Problem of PLL Power Consumption

js.2010.PFD biased with shunt regulator

js.2010.PFD biased with shunt regulator

A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm CMOS

A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...

Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly

硅基压控振荡器的研究与设计电子科技大学彭羽

硅基压控振荡器的研究与设计电子科技大学彭羽

CN106357266B-华为2016-锁定检测电路、方法及锁相电路-带offset电流

CN106357266B-华为20[..]

LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References Cited DETECTING METHOD

LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...

Noise and Spurious Tones Management Techniques for Multi-GHz RF-CMOS Frequency Synthesizers Operating in Large Mixed Analog-Digital SOCs

Noise and Spurious Tones Management Techniques for Multi-GHz ...

MSSC.2016.B. Razavi-TSPC Logic

MSSC.2016.B. Razavi-TSPC Logic

PLL WITH LOW SPURS

PLL WITH LOW SPURS

PHASE ERROR CANCELLATION

PHASE ERROR CANCELLATION

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS

PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER

PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER

全单片集成的多模CMOS正交频率综合器的研究

全单片集成的多模CMOS正交频率综[..]

低电压CMOS分数分频锁相环频率综合器关键技术研究

低电压CMOS分数分频锁相环频率综合器关键技术研究

Microsoft PowerPoint - PLL_UT_tutorial_AdrianMaxim_final.ppt

Microsoft PowerPoint - PLL_UT_tutorial_A[..]

THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN PHY

THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...

Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi

Microsoft PowerPoint - PLLnoise_jitter0209.ppt [相容模式]

Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]

基于延迟锁相环的时钟发生器设计

基于延迟锁相环的时钟发生器设计

Oscillator phase noise: a tutorial

Oscillator phase noise: a tutorial

T.H. Lee;A. Hajimiri

$A modeling approach for /spl Sigma/-/spl Delta/ fractional-N frequency synthesizers allowing straightforward noise analysis$

A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...

M.H. Perrott & M.D. Trott & C.G. Sodini

All-Digital Frequency Synthesizer for RF Wireless Application

All-Digital Frequency Synthesizer for RF Wireless Application

$Enhanced phase noise modeling of fractional-N frequency synthesizers$

Enhanced phase noise modeling of fractional-N frequency synthesizers

H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf

相位噪声jitter基本定义

相位噪声jitter基本定义

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

AN827_RevA.fm

AN827_RevA.fm

锁相环相位噪声与环路带宽的关系分析

锁相环相位噪声与环路带宽的关系分析

1498422645524829124-05963071

14984226455248291[..]

PLL频率合成器的杂散性能分析

PLL频率合成器的杂散性能分析

Wiener-Khinchin theorem

Wiener-Khinchin theorem

2004Beek

2004Beek

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.

Microsoft Word - RDK FractN PLL Tutorial v1.0 090420

Microsoft Word - RDK FractN PLL Tutorial v1.0 090420

锁相环型频率综合器中的高速分频器袁泉

锁相环型频率综合器中的高速分频器袁泉

High-Speed Architecture for a Programmable Frequency Divider and a Dual-Modulus Prescaler - Solid-State Circuits, IEEE Journal of

High-Speed Architecture for a Programmable Frequency Divider ...

thesis.dvi

thesis.dvi

系统芯片中的全数字锁相环设计

系统芯片中的全数字锁相环设计

2019 Book Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission

2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...

Frontmatter

Frontmatter

A low-power small-area /spl plusmn/7.28-ps-jitter 1-GHz DLL-based clock generator

A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...

Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang

基于 DLL倍频技术的 1GHz本地振荡器设计英文李金城

基于 DLL倍频技术的 1GHz本地振荡器设计英文李金城

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques [Paper] - Solid-State Circuits, IEEE Journal of

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...

1499066564577362562-06963235

14990665645773625[..]

DELAY LOCKLOOP CIRCUIT

DELAY LOCKLOOP CIRCUIT

DUTY CYCLE CORRECTION CIRCUITRY

DUTY CYCLE CORRECTION CIRCUITRY

ISM-PLL

ISM-PLL