数字信号处理的FPGA实现(第3版[..]
未知
模拟电路版图的艺术
ALAN HASTINGS著
Delta-Sigma Data Converters: Theory, Design, and Simulation
GABOR C. TEMES & Steven R. Norsworthy & Richard Schreier
系统芯片中的全数字锁相环设计
ISSCC2021-SC1
Method of Moments for 2D Scattering Problems
Christophe Bourlier
Ring PLL的详细设计博士论文
eetop.cn 高增益恒跨导低失调轨至轨运算放大器的设计 彭新朝
CNKI
微波射频电路设计与仿真100例
Administrator
5.0Gbps高速串行USB3.0[..]
Session 31
Matching Analysis and the Design of Low Offset Amplifiers
基于 DLL倍频技术的 1GHz本地振荡器设计 英文 李金城
ZigBee低中频接收机中复数滤波[..]
Design of Chopper-Stabilized Amplifiers With Reduced Offset ...
12bit pipeline ADC design
25Gbps系统封装和高速互连的信[..]
Numerical Methods for Wave Equations in Geophysical Fluid Dynamics ...
4<8=8AB@0B>@
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
Oscillator phase noise: a tutorial
T.H. Lee;A. Hajimiri
All-Digital Frequency Synthesizer for RF Wireless Application
tcheng
相位噪声jitter基本定义
yzx
锁相环相位噪声与环路带宽的关系分析
Wiener-Khinchin theorem
2004Beek
锁相环型频率综合器中的高速分频器 袁泉
High-Speed Architecture for a Programmable Frequency Divider ...
IEEE
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
14990665645773625[..]
DELAY LOCKLOOP CIRCUIT
DUTY CYCLE CORRECTION CIRCUITRY
ISM-PLL
共源共栅实验五
USER
工作在亚阈值区CMOS OTA的研究
反馈运算放大器电路的噪声分析和设计
Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...
一款轨到轨输入 输出运算放大器的设计与研究 辛国松
补偿电路总结
番茄花园
频率补偿研究心得
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
一个全差分运放电路的设计
The Biquadratic Filter [A Circuit for All Seasons]
Behzad Razavi
Distributed Loss-Compensation Techniques for Energy-Efficient ...
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
K. Bult;G.J.G.M. Geelen
Internal and external op-amp compensation: a control-centric ...
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
MIPI高速数据接口的研究与实现
MOSAmpNoise.dvi
NoiseDesign.dvi
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
CMOS高性能运算放大器研究与设计
Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...
模拟集成电路设计与仿真-何乐年
Edward
FPGA 全芯片 ESD 防护设计和优化
CN104601160B-灿芯半导[..]
ESD Design and Synthesis (1)
Abraham uta GPIO ESD
CMOS电路芯片ESD保护电路设计[..] 赵近
A mixed-mode esd protection circuit simulation-design methodology ...
Virtuoso Editing 的使用简介
Richey
eetop.cn Matching
芯片I/O缓冲及ESD电路设计
德州仪器高性能模拟器件高效应用指南[..] 大学计划
Texas Instruments, Incorporated [ZHCP055,*]
功率谱密度计算
Dynamic Response of Linear Systems Impact of Pole & Zero Locations
PoleZero.dvi
相位噪声、通行链路预算
LDO设计-tangzhangwen
Zhangwen Tang
OPAMP设计-tangzhangwen
全差分运算放大器设计-tangzh[..]
chwtang
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
The Delta-Sigma Modulator [A Circuit for All Seasons]
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget