理工书库 lilin | Books

Discover (Random Books)

Adaptive Filter Theory 5/E

Adaptive Filter Theory 5/E

DIFFERENTIAL EQUATIONS WITH APPLICATIONS AND HISTORICAL NOTES

DIFFERENTIAL EQUATIONS WITH APPLICATIONS AND HISTORICAL NOTES

George F. Simmons

Session 15: Compute-in-Memory Processors for Deep Neural Networks

Session 15: Compute-in-Memory Processors for Deep Neural Networks

Session 4: Processors

Session 4: Processors

基于MOSFET失配分析的低压高精度CMOS带隙基准源刘帘曦

基于MOSFET失配分析的低压高精[..] 刘帘曦

频率补偿研究心得

频率补偿研究心得

A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process

A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process

Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li

基于零极点追踪的高稳定性片内LDO电路设计

基于零极点追踪的高稳定性片内LDO[..]

数字集成电路电路、系统与设计(第2版)2010-11 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan

数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan

HSPICE/SPICE Interface Reference

HSPICE/SPICE Interface Reference

Inc. Cadence Design Sys tems

Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009)

Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators ...

Analog IC Design & Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009) ...

5.0Gbps高速串行USB3.0数据发送器的设计

5.0Gbps高速串行USB3.0[..]

[Behzad Razavi] Phase-Locking in High-Performance (BookFi)

[Behzad Razavi] Phase-Locking in High-Performance (BookFi)

LDO低压差线性稳压器核心电路的设计

LDO低压差线性稳压器核心电路的设计

CMOS带隙电压基准的误差及其改进陈浩琼

CMOS带隙电压基准的误差及其改进陈浩琼

一种高性能CMOS带隙电压基准源设计朱樟明

一种高性能CMOS带隙电压基准源设计朱樟明

NONE

NONE

使用ADS对多个S参数进行离散扫描

使用ADS对多个S参数进行离散扫描

XU,YUE (K-China,ex1)

Books

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...

Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi

Oscillator phase noise: a tutorial

Oscillator phase noise: a tutorial

T.H. Lee;A. Hajimiri

All-Digital Frequency Synthesizer for RF Wireless Application

All-Digital Frequency Synthesizer for RF Wireless Application

相位噪声jitter基本定义

相位噪声jitter基本定义

锁相环相位噪声与环路带宽的关系分析

锁相环相位噪声与环路带宽的关系分析

Wiener-Khinchin theorem

Wiener-Khinchin theorem

2004Beek

2004Beek

锁相环型频率综合器中的高速分频器袁泉

锁相环型频率综合器中的高速分频器袁泉

High-Speed Architecture for a Programmable Frequency Divider and a Dual-Modulus Prescaler - Solid-State Circuits, IEEE Journal of

High-Speed Architecture for a Programmable Frequency Divider ...

系统芯片中的全数字锁相环设计

系统芯片中的全数字锁相环设计

A low-power small-area /spl plusmn/7.28-ps-jitter 1-GHz DLL-based clock generator

A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...

Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang

基于 DLL倍频技术的 1GHz本地振荡器设计英文李金城

基于 DLL倍频技术的 1GHz本地振荡器设计英文李金城

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques [Paper] - Solid-State Circuits, IEEE Journal of

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...

1499066564577362562-06963235

14990665645773625[..]

DELAY LOCKLOOP CIRCUIT

DELAY LOCKLOOP CIRCUIT

DUTY CYCLE CORRECTION CIRCUITRY

DUTY CYCLE CORRECTION CIRCUITRY

ISM-PLL

ISM-PLL

共源共栅实验五

共源共栅实验五

工作在亚阈值区CMOS OTA的研究

工作在亚阈值区CMOS OTA的研究

反馈运算放大器电路的噪声分析和设计

反馈运算放大器电路的噪声分析和设计

Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input Stages

Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...

一款轨到轨输入输出运算放大器的设计与研究辛国松

一款轨到轨输入输出运算放大器的设计与研究辛国松

Matching Analysis and the Design of Low Offset Amplifiers

Matching Analysis and the Design of Low Offset Amplifiers

补偿电路总结

补偿电路总结

频率补偿研究心得

频率补偿研究心得

Modified modeling of Miller compensation for two-stage operational amplifiers

Modified modeling of Miller compensation for two-stage operational ...

H.C. Yang;D.J. Allstot

一个全差分运放电路的设计

一个全差分运放电路的设计

The Biquadratic Filter [A Circuit for All Seasons]

The Biquadratic Filter [A Circuit for All Seasons]

Distributed Loss-Compensation Techniques for Energy-Efficient Low-Latency On-Chip Communication

Distributed Loss-Compensation Techniques for Energy-Efficient ...

A fast-settling CMOS op amp for SC circuits with 90-dB DC gain

A fast-settling CMOS op amp for SC circuits with 90-dB DC gain

K. Bult;G.J.G.M. Geelen

Internal and external op-amp compensation: a control-centric tutorial - American Control Conference, 2004. Proceedings of the 2004

Internal and external op-amp compensation: a control-centric ...

A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current Pre-Amplifier for High Frequency Lateral MEMS Oscillators

A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...

Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi

MIPI高速数据接口的研究与实现

MIPI高速数据接口的研究与实现

MOSAmpNoise.dvi

MOSAmpNoise.dvi

NoiseDesign.dvi

NoiseDesign.dvi

Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range

Design techniques for cascoded CMOS op amps with improved PSRR ...

D.B. Ribner & M.A. Copeland

CMOS高性能运算放大器研究与设计

CMOS高性能运算放大器研究与设计

Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation

Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...

模拟集成电路设计与仿真-何乐年

模拟集成电路设计与仿真-何乐年

FPGA 全芯片 ESD 防护设计和优化

FPGA 全芯片 ESD 防护设计和优化

CN104601160B-灿芯半导体2017-带ESD的高速输出级

CN104601160B-灿芯半导[..]

ESD Design and Synthesis (1)

ESD Design and Synthesis (1)

Abraham uta GPIO ESD

Abraham uta GPIO ESD

CMOS电路芯片ESD保护电路设计技术的发展赵近

CMOS电路芯片ESD保护电路设计[..] 赵近

A mixed-mode esd protection circuit simulation-design methodology - Solid-State Circuits, IEEE Journal of

A mixed-mode esd protection circuit simulation-design methodology ...

Virtuoso Editing 的使用简介

Virtuoso Editing 的使用简介

eetop.cn Matching

eetop.cn Matching

芯片I／O缓冲及ESD电路设计

芯片I／O缓冲及ESD电路设计

德州仪器高性能模拟器件高效应用指南之数据转换器_TI 大学计划

德州仪器高性能模拟器件高效应用指南[..] 大学计划

Texas Instruments, Incorporated [ZHCP055,*]

功率谱密度计算

功率谱密度计算

Dynamic Response of Linear Systems Impact of Pole & Zero Locations

Dynamic Response of Linear Systems Impact of Pole & Zero Locations

PoleZero.dvi

PoleZero.dvi

相位噪声、通行链路预算

相位噪声、通行链路预算

LDO设计-tangzhangwen

LDO设计-tangzhangwen

OPAMP设计-tangzhangwen

OPAMP设计-tangzhangwen

全差分运算放大器设计-tangzhangwen

全差分运算放大器设计-tangzh[..]

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

The Delta-Sigma Modulator [A Circuit for All Seasons]

The Delta-Sigma Modulator [A Circuit for All Seasons]

Scaling <formula formulatype="inline"><tex Notation="TeX">$LC$</tex></formula> Oscillators in Nanometer CMOS Technologies to a Smaller Area But With Constant Performance

Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...

Shih-An Yu & Peter R. Kinget