高速低功耗逐次逼近式ADC研究与实现
未知
教材：李庆扬数值分析-第五版
信号与系统上 第三版
Continuous-Time Delta-Sigma Modulators for High-Speed AD Conversion ...
4<8=8AB@0B>@
openofdm-readthed[..]
ADS Interoperability for RFIC Design with ADS 2016.01
Keysight EEsof EDA
应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.
一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁
Advanced Techniques in RF Power Amplifier Design (Ripped by ...
Quantus Substrate Tech nology Characterization Manual
Inc. Cadence Design Sys tems
ZigBee低中频接收机中复数滤波[..]
多频段匹配自动优化
Yue Xu
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
低中频接收机中复数滤波器的设计
PrimeSim� User Guide: Pro and SPICE
Inc. Synopsys
Kluwer - The Designer's Guide to Spice and Spectre.tif
kenneth
一种基于OTA的低功耗高速静态比较[..]
2005 Book ClockGeneratorsFo[..]
2004Beek
2002 Book On-ChipESDProtect[..]
2.7Gbps收发器中LVDS驱动[..]
A 2.7-V 900-MHz CMOS LNA and Mixer - Solid-State Circuits, IEEE ...
IEEE
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
2-Stage OTA Design
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
1V供电的低噪声带隙基准电压源
16位高速CMOS流水线模数转换器[..] (1)
14990665645773625[..]
14984226455248291[..]
12位50Msps流水线A D转换器的研究与设计
12bit pipeline ADC design
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
1.5Bit 级pipelined+ADC典型单[..]
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar
A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...
04_TechActive.fm
Administrator
0132642786.pdf
Neil H. E. Weste
0071509054.pdf
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Alvin Wang & Shaishav Desai
0-306-47052-7_Boo[..]
(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd
(Analog Circuits and Signal Processing) Danica Stefanovic, Maher ...
Structu