理工书库 lilin | Books

Discover (Random Books)

Oscillator phase noise: a tutorial

Oscillator phase noise: a tutorial

T.H. Lee;A. Hajimiri

Session 4: Processors

Session 4: Processors

信号与系统（奥本海姆）

信号与系统（奥本海姆）

基于全反馈的高稳定性LDO线性稳压器

基于全反馈的高稳定性LDO线性稳压器

FSM

FSM

基准源和温度检测模块设计-tangzhangwen

基准源和温度检测模块设计-tang[..]

王华老师射频功放教材

王华老师射频功放教材

PrimeWave� Design Environment User Guide

PrimeWave� Design Environment User Guide

适宜于系统集成的高速高精度模数转换电路设计技术研究-李福乐

适宜于系统集成的高速高精度模数转换[..]

ISSCC2021-T1-Fundamentals of RF and Mm-Wave Power Amplifier Designs

ISSCC2021-T1-Fund[..] of RF and Mm-Wave Power Amplifier Designs

A precise on-chip voltage generator for a gigascale dram with a negative word-line scheme - Solid-State Circuits, IEEE Journal of

A precise on-chip voltage generator for a gigascale dram with ...

DUTY CYCLE CORRECTION CIRCUITRY

DUTY CYCLE CORRECTION CIRCUITRY

Digital integrated circuit design using verilog and systemverilog (Ronald Mehler) (z-lib.org)

Digital integrated circuit design using verilog and systemverilog ...

使用ADS对多个S参数进行离散扫描

使用ADS对多个S参数进行离散扫描

XU,YUE (K-China,ex1)

Research and Design of Buck-Boost DC-DC Converter

Research and Design of Buck-Boost DC-DC Converter

Practical RF Amplifier Design and Performance Optimization with SPICE and Load-

Practical RF Amplifier Design and Performance Optimization with ...

USB2.0协议中文版

USB2.0协议中文版

Avalon® Interface Specifications

Avalon® Interface Specifications

Intel Corporation

Books

一种适用于微传感器读出电路的低噪声、低失调斩波放大器

一种适用于微传感器读出电路的低噪声[..]

一个全差分运放电路的设计

一个全差分运放电路的设计

Modified modeling of Miller compensation for two-stage operational amplifiers

Modified modeling of Miller compensation for two-stage operational ...

H.C. Yang;D.J. Allstot

频率补偿研究心得

频率补偿研究心得

补偿电路总结

补偿电路总结

Microsoft PowerPoint - Random_Offset_CMOS_IC_Design_CU_Lecture_Art_Zirger.ppt

Microsoft PowerPoint - Random_Offset_CMO[..]

Matching Analysis and the Design of Low Offset Amplifiers

Matching Analysis and the Design of Low Offset Amplifiers

Microsoft Word - Frequency Response.doc

Microsoft Word - Frequency Response.doc

Single miller capacitor frequency compensation technique for low power multistage amplifiers

Single miller capacitor frequency compensation technique for ...

te.2005.杨氏零点再发现

te.2005.杨氏零点再发现

一种适用于微传感器读出电路的低噪声、低失调斩波放大器 (1)

一种适用于微传感器读出电路的低噪声[..] (1)

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

一款轨到轨输入输出运算放大器的设计与研究辛国松

一款轨到轨输入输出运算放大器的设计与研究辛国松

Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input Stages

Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...

US6380806B1-Differential telescopic operational amplifier having switched capacitor common mode feedback circuit portion

US6380806B1-Diffe[..] telescopic operational amplifier having ...

反馈运算放大器电路的噪声分析和设计

反馈运算放大器电路的噪声分析和设计

A High-swing Cmos Telescopic Operational Amplifier - Solid-State Circuits, IEEE Journal of

A High-swing Cmos Telescopic Operational Amplifier - Solid-State ...

Striving for small-signal stability - IEEE Circuits and Devices Magazine

Striving for small-signal stability - IEEE Circuits and Devices ...

工作在亚阈值区CMOS OTA的研究

工作在亚阈值区CMOS OTA的研究

tcsii.2005.A new modeling and optimization of gain-boosted cascode amplifier for high-speed and low-voltage applications

tcsii.2005.A new modeling and optimization of gain-boosted cascode ...

共源共栅实验五

共源共栅实验五

ISM-PLL

ISM-PLL

DUTY CYCLE CORRECTION CIRCUITRY

DUTY CYCLE CORRECTION CIRCUITRY

DELAY LOCKLOOP CIRCUIT

DELAY LOCKLOOP CIRCUIT

1499066564577362562-06963235

14990665645773625[..]

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques [Paper] - Solid-State Circuits, IEEE Journal of

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn

基于 DLL倍频技术的 1GHz本地振荡器设计英文李金城

基于 DLL倍频技术的 1GHz本地振荡器设计英文李金城

A low-power small-area /spl plusmn/7.28-ps-jitter 1-GHz DLL-based clock generator

A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...

Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang

Frontmatter

Frontmatter

2019 Book Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission

2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...

系统芯片中的全数字锁相环设计

系统芯片中的全数字锁相环设计

thesis.dvi

thesis.dvi

High-Speed Architecture for a Programmable Frequency Divider and a Dual-Modulus Prescaler - Solid-State Circuits, IEEE Journal of

High-Speed Architecture for a Programmable Frequency Divider ...

锁相环型频率综合器中的高速分频器袁泉

锁相环型频率综合器中的高速分频器袁泉

Microsoft Word - RDK FractN PLL Tutorial v1.0 090420

Microsoft Word - RDK FractN PLL Tutorial v1.0 090420

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.

2004Beek

2004Beek

Wiener-Khinchin theorem

Wiener-Khinchin theorem

PLL频率合成器的杂散性能分析

PLL频率合成器的杂散性能分析

1498422645524829124-05963071

14984226455248291[..]

锁相环相位噪声与环路带宽的关系分析

锁相环相位噪声与环路带宽的关系分析

AN827_RevA.fm

AN827_RevA.fm

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

相位噪声jitter基本定义

相位噪声jitter基本定义

$Enhanced phase noise modeling of fractional-N frequency synthesizers$

Enhanced phase noise modeling of fractional-N frequency synthesizers

H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf

All-Digital Frequency Synthesizer for RF Wireless Application

All-Digital Frequency Synthesizer for RF Wireless Application

$A modeling approach for /spl Sigma/-/spl Delta/ fractional-N frequency synthesizers allowing straightforward noise analysis$

A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...

M.H. Perrott & M.D. Trott & C.G. Sodini

Oscillator phase noise: a tutorial

Oscillator phase noise: a tutorial

T.H. Lee;A. Hajimiri

基于延迟锁相环的时钟发生器设计

基于延迟锁相环的时钟发生器设计

Microsoft PowerPoint - PLLnoise_jitter0209.ppt [相容模式]

Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...

Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi

THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN PHY

THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...

Microsoft PowerPoint - PLL_UT_tutorial_AdrianMaxim_final.ppt

Microsoft PowerPoint - PLL_UT_tutorial_A[..]

低电压CMOS分数分频锁相环频率综合器关键技术研究

低电压CMOS分数分频锁相环频率综合器关键技术研究

全单片集成的多模CMOS正交频率综合器的研究

全单片集成的多模CMOS正交频率综[..]

PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER

PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS

PHASE ERROR CANCELLATION

PHASE ERROR CANCELLATION

PLL WITH LOW SPURS

PLL WITH LOW SPURS