《ModelSim电子系统分析及仿真》
未知
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
SSReader Print.
kxy
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
Introduction to advance node feathers
88691
EE214B Advanced Analog Integrated Circuit Design Winter2016 ...
全差分运算放大器设计
唐长文
带温度补偿的扩频振荡器研究与设计
Analog Integrated Circuit Design
Tony Chan Carusone, David A. Johns & Kenneth W. Martin
Microsoft PowerPoint - PLL_UT_tutorial_A[..]
enjoy
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
一种适用于高压电源管理的无输出电容[..]
Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
系统芯片中的全数字锁相环设计
一种高性能CMOS带隙电压基准源设计 朱樟明
用于低相位噪声LC VCO的低噪声可调LDO的设计
数值分析（第5版）习题解答 (李庆扬) (z-lib.org)
PCI Express Base r3.0
Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...
Bo Zhou & Yao Li & Fuyuan Zhao