二级运放建立时间与相位裕度的分析与优化
未知
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Harmonic Balance Finite Element Method: Applications in Nonlinear ...
Junwei Lu & Xiaojun Zhao & Sotoshi Yamada
Session 5: Analog Interfaces
RF Circuit Design (Information and Communication Technology ...
Richard C. Li
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
NoiseDesign.dvi
FinFET Devices for VLSI Circuits and Systems
Samar K. Saha
Full page photo print
aboozar
Session 32
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
概率论与数理统计 (同济大学数学系) (Z-Library)
Spectre Circuit Simulator RF Analysis Library Reference
Inc. Cadence Design Sys tems
TrnoiseAN.fm
mtian
PrimeSim� XA User Guide
Inc. Synopsys
UNIX环境高级编程
W.RICHARD STEVENS
jssc.2005.Replica Compensated Linear Regulators for PLLs
Delta-sigma dac设计和分析
jianggx
Radio Frequency Integrated Circuits and Systems
Hooman Darabi