Embedded Peripherals IP User Guide
Intel Corporation
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
集成电路原理与设计 教材
未知
CMOS模拟集成电路设计与仿真实例[..] ADE
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
一种基于广义时间和传递常数的快速分析法 郑立博
CNKI
Method of Moments for 2D Scattering Problems
Christophe Bourlier
CMOS-Voltage-Refe[..]
4<8=8AB@0B>@
Session 4: Processors
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
Power supply rejection ratio in operational transconductance ...
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
一种动态零点补偿的LDO线性稳压器设计
低压差电压调节器技术发展动态
信号与系统上 第三版
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.
eetop.cn 电路分析
CMOS: Circuit Design, Layout, and Simulation
R. Jacob Baker