芯片漫游指南
未知
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
SystemVerilog验证 测试平台编写指南
Digital integrated circuit design using verilog and systemverilog ...
UVM实战(卷Ⅰ)
张强编著
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
Verification of SD/MMC Controller IP Using UVM
《ModelSim电子系统分析及仿真》